Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Wear leveling method based on timestamps and erase counts, memory storage device and memory control circuit unit

Wear leveling method based on timestamps and erase counts, memory storage device and memory control circuit unit

US Patent 9665481 · Granted May 30, 2017

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory management method, memory storage device, and memory control circuit unit2025
Abnormal power loss recovery method, memory control circuit unit, and memory sto2024
Data storing method, memory control circuit unit and memory storage device2023
Trim command processing method, memory control circuit unit and memory storage a2022
Data arrangement method, memory storage device and memory control circuit unit2022
Trim command recording method, memory control circuit unit and memory storage de2021
Memory management method, memory control circuit unit and memory storage apparat2020
Wear leveling method, memory control circuit unit and memory storage apparatus2020
Memory management method, memory control circuit unit and memory storage device2019
Memory management method, memory control circuit unit and memory storage device2019
Buffer memory management method, memory control circuit unit and memory storage 2019
Memory management method, memory control circuit unit and memory storage device2018