Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Generating asynchronous clock signals for successive approximation register (SAR) analog to digital converters (ADCs)

Generating asynchronous clock signals for successive approximation register (SAR) analog to digital converters (ADCs)

US Patent 9660664 · Granted May 23, 2017

Estimated economic value: $10,004,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Virtualized scan chain testing in a random access memory (RAM) array2024
On-die clock period jitter and duty cycle analyzer2024
Current sensing in an on-die direct current-direct current (DC-DC) converter for2023
Offset compensated differential amplifier and calibration circuit providing incr2022
Current sensing in an on-die direct current-direct current (DC-DC) converter for2021
Adaptively controlling drive strength of multiplexed power from supply power rai2020
Adaptive voltage modulation circuits for adjusting supply voltage to reduce supp2020
Adaptive voltage modulation circuits for adjusting supply voltage to reduce supp2020
Current-starving in tunable-length delay (TLD) circuits employable in adaptive c2020
Comparator architecture and related methods2020
Comparator architecture and related methods2020
Comparator architecture and related methods2019