Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Programmable logic applications for an array of high on/off ratio and high speed non-volatile memory cells

Programmable logic applications for an array of high on/off ratio and high speed non-volatile memory cells

US Patent 9659646 · Granted May 23, 2017

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Parameterized key size for CSP address table mapping in secure microcontroller w2025
Link table for characterizing multi-mode CSP parameters in a secure microcontrol2025
Fluxgate current sensor and current measurement method2025
Differential programming of two-terminal resistive switching memory with program2025
Cell cycling to minimize resistive memory random number correlation2025
Differential programming of two-terminal memory with intrinsic error suppression2025
Differential programming of two-terminal memory with program detection and multi2024
Error correction for identifier data generated from unclonable characteristics o2024
Differential programming of two-terminal resistive switching memory with intrins2024
Dynamic host allocation of physical unclonable feature operation for resistive s2024
Differential programming of two-terminal resistive switching memory with program2024
Configuration bit using RRAM2024