Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and device for managing hardware errors in a multi-core environment

Method and device for managing hardware errors in a multi-core environment

US Patent 9658930 · Granted May 23, 2017

Estimated economic value: $7,972,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Very large address space using extended page tables2025
Scalable access control checking for cross-address-space data movement2025
Method and apparatus for high-performance page-fault handling for multi-tenant s2025
Runtime memory repair without requiring a reboot of a server computer2025
Systems and methods to flush data in persistent memory region to non-volatile me2025
Systems and methods for collecting telematics data from telematics devices2025
Technologies for offload device fetching of address translations2025
Systems and methods for stable and elevated idle-mode temperature for assembled 2025
Cache to receive firmware generated data during firmware update2025
Hardware offload circuitry2025
Processor restart using firmware boot from volatile memory2025
Methods and apparatus to reduce thermal fluctuations in semiconductor processors2024