Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process and apparatus to reduce declared capacity of a storage device by reducing a count of logical addresses

Process and apparatus to reduce declared capacity of a storage device by reducing a count of logical addresses

US Patent 9652153 · Granted May 16, 2017

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Database with in-memory data stores2024
Structural rod2022
Key-value store with partial data access2021
Adjustable performance parameters for SSDs2021
Offloaded disaggregated storage architecture2020
Non-volatile memory over fabric controller with memory bypass2020
Adjustable performance parameters for SSDs2020
Redundancy coding stripe based on coordinated internal address scheme across mul2019
Dynamic anneal characteristics for annealing non-volatile memory2019
Method and apparatus for a network connected storage system2019
Reduction of write amplification in object store2018
Variable bit encoding per NAND flash cell to improve device endurance and extend2018