Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Via layout techniques for improved low current measurements

Via layout techniques for improved low current measurements

US Patent 9651585 · Granted May 16, 2017

Estimated economic value: $3,094,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

LLC power supply current-sharing and frequency locking mechanism2024
Nanoseconds-pulse based current/voltage measurement for testing vertical-cavity 2024
LLC power supply current-sharing and frequency locking mechanism2021
Self-calibration of source-measure unit via capacitor2019
Self-calibration of source-measure unit via capacitor2019
Digital approach to the removal of AC parasitics for impedance measurements2018
Dielectric absorption compensation for a measurement instrument2014
Output leakage compensation and method for implementing the same2011
High capacitance load testing2010
Automatic ranging current shunt2007
Source measure circuit2007
Low leakage solid state switch1999