Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuit arrangement and method with modified error syndrome for error detection of permanent errors in memories

Circuit arrangement and method with modified error syndrome for error detection of permanent errors in memories

US Patent 9646716 · Granted May 9, 2017

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Error detection2025
Error correction with error code for a string of symbols2025
Error processing and correction of adjacent 2-bit errors2025
Byte error correction2025
Error processing for non-volatile memories2024
Method for memory storage and access2024
Determination of a resultant data word when accessing a memory2024
Correction of bit errors2023
Detecting address errors2023
Detecting address errors2023
Processing of data2023
Processing of data2023