Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › CMOS device including a non-straight PN-boundary and methods for generating a layout of a CMOS device

CMOS device including a non-straight PN-boundary and methods for generating a layout of a CMOS device

US Patent 9626473 · Granted Apr 18, 2017

Estimated economic value: $11,396,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cross-domain electrostatic discharge protection2024
Synchronizer with controlled metastability characteristics2020
Synchronizer with controlled metastability characteristics2020
Synchronizer with controlled metastability characteristics2020
Pulsed latch system with state retention and method of operation2020
Pulsed latch system with state retention and method of operation2020
System and method of acceleration of slow signal propagation paths in a logic ci2019
Gate length upsizing for low leakage standard cells2018
Gate length upsizing for low leakage standard cells2018
Gate length upsizing for low leakage standard cells2018
Multi-bit data flip-flop with scan initialization2018
Multi-bit data flip-flop with scan initialization2018