Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Stacked memory device having serial to parallel address conversion, refresh control unit, and pipe control unit

Stacked memory device having serial to parallel address conversion, refresh control unit, and pipe control unit

US Patent 9620194 · Granted Apr 11, 2017

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Processing-in-memory devices for element-wise multiplication2023
Image synchronization device and image information generation apparatus includin2022
Semiconductor device and semiconductor system including the same2022
Processing-in-memory devices for element-wise multiplication2022
Stacked memory device and memory system including the same2021
Memory system for improving memory reliability and memory management method for 2021
Semiconductor device and method of driving the same2019
Semiconductor apparatus and system including plurality of channels2019
Refresh timing generation circuit, refresh control circuit and semiconductor app2018
Address decoder and active control circuit and semiconductor memory including th2018
Signal shifting circuit, base chip, and semiconductor system including the same2018
Signal shifting circuit, base chip, and semiconductor system including the same2018