Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for memory channel interleaving with selective power or performance optimization

System and method for memory channel interleaving with selective power or performance optimization

US Patent 9612648 · Granted Apr 4, 2017

Estimated economic value: $11,369,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and memory with configurable metadata portion2025
Thermal management system for battery pack and thermal management system for ele2024
Dynamic prioritization of system-on-chip interconnect traffic using information 2024
System and memory with configurable error-correction code (ECC) data protection 2023
Enhanced data clock operations in memory2023
Methods and apparatus for in-memory device access control2023
Methods and apparatus for in-memory device access control2023
Protected data streaming between memories2023
Protected data streaming between memories2023
Partial refresh technique to save memory refresh power2023
Partial refresh technique to save memory refresh power2023
Thermal management method for battery pack2022