Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and apparatus for reducing timing-skew errors in time-interleaved analog-to-digital converters

Methods and apparatus for reducing timing-skew errors in time-interleaved analog-to-digital converters

US Patent 9608652 · Granted Mar 28, 2017

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Localizing, waking-up, and estimating direction of femto-satellites2024
Method for storing and recovering key for blockchain-based system, and device th2024
Low-power automatic speech recognition device2024
Constant level-shift buffer amplifier circuits2024
Hybrid powertrain for vehicle2023
Systems for providing secure communications using a protocol engine2023
Method of treating a surface, surface-modified abrasive particles, and resin-bon2023
Electronic device and method for managing blockchain address using the same2023
Hybrid electric vehicle and method for compensating motor torque thereof2023
Multipath sampling circuits2022
Configurable lattice cryptography processor for the quantum-secure internet of t2022
Electronic device and method for protecting personal information using secure sw2022