Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and structure to reduce parasitic capacitance in raised source/drain silicon-on-insulator devices

Method and structure to reduce parasitic capacitance in raised source/drain silicon-on-insulator devices

US Patent 9608080 · Granted Mar 28, 2017

Estimated economic value: $2,520,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Guided multi-spectral inspection2025
Computational method for feedback in a hierarchical neural network2025
Low resistance contacts including intermetallic alloy of nickel, platinum, titan2024
Low resistance contacts including intermetallic alloy of nickel, platinum, titan2024
Integrated circuit including bipolar transistors2023
Distributed memory-augmented neural network architecture2023
Configuring computing nodes in a three-dimensional mesh topology2023
Computational method for temporal pooling and correlation2023
Variational gradient flow2022
Neuromorphic computing in dynamic random access memory2022
Configuring computing nodes in a three-dimensional mesh topology2021
Distributed memory-augmented neural network architecture2021