Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Verification of serialization of storage frames within an address space via multi-threaded programs

Verification of serialization of storage frames within an address space via multi-threaded programs

US Patent 9606732 · Granted Mar 28, 2017

Estimated economic value: $2,520,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Providing a service to obtain attributes of memory frames2025
Move data and set storage key based on key function control2025
Dynamic memory area configuration for building page frame table entries2025
Dynamic memory area configuration for building page frame table entries2025
Reset dynamic address translation protection instruction2024
Running smaller memory-address width program code in a larger memory-address wid2024
Controlled input/output in progress state during testcase processing2024
Controlled input/output in progress state during testcase processing2024
Controlled input/output in progress state during testcase processing2024
Controlled input/output in progress state during testcase processing2024
Induction curing of cell-based structural arrays2024
Controlled input/output in progress state during testcase processing2023