Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multiple plane network-on-chip with master/slave inter-relationships

Multiple plane network-on-chip with master/slave inter-relationships

US Patent 9602587 · Granted Mar 21, 2017

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Quick configurable universal register for a configurable integrated circuit die2023
Programmable integrated circuits with in-operation reconfiguration capability2020
Programmable circuit having multiple sectors2019
Techniques for signal skew compensation2019
Network-on-chip with fixed and configurable functions2019
Programmable logic device with integrated network-on-chip2019
Techniques for signal skew compensation2019
Integrated circuits with embedded double-clocked components2019
Mixed redundancy scheme for inter-die interconnects in a multichip package2018
Systems and methods for a low hold-time sequential input stage2018
Systems and methods for clock alignment using pipeline stages2018
Circuit design implementations in secure partitions of an integrated circuit2018