Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Control method of clock gating for dithering in the clock signal to mitigate voltage transients

Control method of clock gating for dithering in the clock signal to mitigate voltage transients

US Patent 9600024 · Granted Mar 21, 2017

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Circuit and method to measure simulation to silicon timing correlation2025
Circuit and method to measure simulation to silicon timing correlation2025
Circuit and method to measure simulation to silicon timing correlation2023
Frequency locked loops and related circuits and methods2022
Method and apparatus of dual threshold clock control2020
Standard cell circuitries2019
Dynamic power meter with improved accuracy and single cycle resolution2019
Fast and Autonomous mechanism for CPU OC protection2019
Fast and Autonomous mechanism for CPU OC protection2019
Fast and Autonomous mechanism for CPU OC protection2019
Fast and Autonomous mechanism for CPU OC protection2019
Portable device and calibration method thereof2018