Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods for high-k metal gate CMOS with SiC and SiGe source/drain regions

Methods for high-k metal gate CMOS with SiC and SiGe source/drain regions

US Patent 9595585 · Granted Mar 14, 2017

Estimated economic value: $5,600,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Solar light2025
Led lamp with panel locking assembly2025
Method for manufacturing a semiconductor device having a fin located on a substr2019
Fin field-effect transistor and fabrication method thereof2018
Method to eliminate Cu dislocation for reliability and yield2011