Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Floating staircase word lines and process in a 3D non-volatile memory having vertical bit lines

Floating staircase word lines and process in a 3D non-volatile memory having vertical bit lines

US Patent 9595566 · Granted Mar 14, 2017

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Surround gate vertical field effect transistors including tubular and strip elec2020
Vertical thin film transistors with isolation2020
Resistive random access memory device containing replacement word lines and meth2019
Vertical field effect transisitors having a rectangular surround gate and method2018
Three-dimensional resistive random access memory containing self-aligned memory 2018
Vertical thin film transistors with surround gates2017
Floating staircase word lines and process in a 3D non-volatile memory having ver2017
Parallel bit line three-dimensional resistive random access memory2017
Vertical thin film transistors with surround gates2017
Monolithic three dimensional memory arrays formed using sacrificial polysilicon 2017
Self-selecting local bit line for a three-dimensional memory array2017
Word line connection for memory device and method of making thereof2017