Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Stacked microelectronic package assemblies and methods for the fabrication thereof

Stacked microelectronic package assemblies and methods for the fabrication thereof

US Patent 9595509 · Granted Mar 14, 2017

Estimated economic value: $17,718,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Packaged pressure sensor device2022
Packaged pressure sensor device2020
Antenna assembly for wafer level packaging2019
Optically-masked microelectronic packages and methods for the fabrication thereo2018
Semiconductor device package and methods of manufacture thereof2017
System-in-packages containing preassembled surface mount device modules and meth2017
Leadframe-based system-in-packages having sidewall-mounted surface mount devices2017
Integrated electronic package and stacked assembly thereof2017
Fan-out wafer level packages containing embedded ground plane interconnect struc2017
Radio frequency and electromagnetic interference shielding in wafer level packag2017
Stacked microelectronic packages having sidewall conductors and methods for the 2016
Wafer level packages and methods for producing wafer level packages having delam2016