Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reestablishing synchronization in a memory system

Reestablishing synchronization in a memory system

US Patent 9594646 · Granted Mar 14, 2017

Estimated economic value: $3,628,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic multi-lane degrade capability to facilitate uninterrupted service2025
Error protection analysis of an integrated circuit2025
Cable pair concurrent servicing2024
Cable pair concurrent servicing2024
Low-latency deserializer having fine granularity and defective-lane compensation2024
Low-latency deserializer having fine granularity and defective-lane compensation2024
System coherency protocol2024
Preemptive tracking of remote requests for decentralized hot cache line fairness2023
Host synchronized autonomous data chip address sequencer for a distributed buffe2023
Low-latency, high-availability and high-speed SerDes interface having multiple s2023
Low-latency, high-availability and high-speed SerDes interface having multiple s2023
Low latency availability in degraded redundant array of independent memory2023