Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High data rate multilevel clock recovery system

High data rate multilevel clock recovery system

US Patent 9584345 · Granted Feb 28, 2017

Estimated economic value: $2,397,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Time dependent line equalizer for data transmission systems2024
Latch device and operation method thereof2023
In situ probing of a discrete time analog circuit2021
Integrated switched-capacitor-based analog feed-forward equalizer circuits2021
Inter-chip data transmission system using single-ended transceivers2020
Time dependent line equalizer for data transmission systems2020
Discrete time analog front end circuit implemented in a receiver device2020
Differential line time skew compensation for high data rate receivers2020
System, method and software program for tuneable equalizer adaptation using samp2017
System, method and software program for tuneable equalizer adaptation using samp2017
High data rate multilevel clock recovery system2017
High data rate multilevel clock recovery system2017