Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Registers for post configuration testing of programmable logic devices

Registers for post configuration testing of programmable logic devices

US Patent 9575123 · Granted Feb 21, 2017

Estimated economic value: $4,389,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for estimating occupant movement in response to automatic emer2025
Systems for application and data dependency identification, visualization, and m2025
Three dimensional NAND memory device with common bit line for multiple NAND stri2019
High voltage field effect transistor with laterally extended gate dielectric and2019
Configuration of selected modules of a hardware block within a programmable logi2017
Three-dimensional memory device containing CMOS devices over memory stack struct2016
System and method for taking and sharing photographs in a photo kiosk2016
Three dimensional memory device with epitaxial semiconductor pedestal for periph2016
Systems, circuits and methods for adapting parameters of a linear equalizer in a2016
Systems, circuits and methods for adapting parameters of a linear equalizer in a2014
Systems, circuits and methods for adapting taps of a decision feedback equalizer2013
Systems, circuits and methods for adapting parameters of components in a receive2013