Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Systems and methods for hardware accelerated timer implementation for openflow protocol

Systems and methods for hardware accelerated timer implementation for openflow protocol

US Patent 9571412 · Granted Feb 14, 2017

Estimated economic value: $4,869,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system for allocating PUCCH resources to user equipments in a communi2025
Dynamic frequency scaling of multi-core processor in wireless communication netw2025
Processor data cache with shared mid-level cache and low-level cache2025
Secure low-latency chip-to-chip communication2024
Low latency inter-chip communication mechanism in a multi-chip processing system2024
Method and device for regulating flow of data transmission in a wireless network2024
Methods and systems for distributing memory requests2024
Power supply system responsive to high and low line currents2023
Method and apparatus for managing global chip power on a multicore system on chi2023
Limiting backpressure with bad actors2023
Low latency inter-chip communication mechanism in a multi-chip processing system2023
Methods and systems for distributing memory requests2023