Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › On chip characterization of timing parameters for memory ports

On chip characterization of timing parameters for memory ports

US Patent 9570195 · Granted Feb 14, 2017

Estimated economic value: $17,110,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Delay line calibration based on derived reference signals2025
Mitigating duty cycle distortion degradation due to device aging on high-bandwid2024
System and method for determining merchant store number2024
Digital delay line calibration with duty cycle correction for high bandwidth mem2024
Core and interface scan testing architecture and methodology2024
Method, system, and computer program product for managing source identifiers of 2023
Management of data warehouse for electronic payment transaction processing netwo2023
Management of data warehouse for electronic payment transaction processing netwo2022
Method, system, and computer program product for managing source identifiers of 2021
Method of leakage optimization in integrated circuit design2008