Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for adjusting clock phases in a time-interleaved receiver

System and method for adjusting clock phases in a time-interleaved receiver

US Patent 9559877 · Granted Jan 31, 2017

Estimated economic value: $10,328,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Optical transmitter with encoder encoding processed data including concatenating2025
Circuit for multi-path interference mitigation in an optical communication syste2025
Method and device for high bandwidth receiver for high baud-rate communications2025
Methods and systems for data transmission2024
Communication device with interleaved encoding for FEC encoded data streams2024
Tracking of sampling phase in a receiver device2024
Soft FEC with parity check2024
Receiver circuits performing error correction including identification of a most2024
Methods and systems for data transmission2024
Hybrid analog/digital equalizer architecture for high-speed receiver2024
Hybrid analog/digital equalizer architecture for high-speed receiver2024
Variable gain amplifier including impedance ladder circuit with exponentially de2023