Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › CMOS global interconnect using multi-voltage(or current)-levels

CMOS global interconnect using multi-voltage(or current)-levels

US Patent 9559699 · Granted Jan 31, 2017

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System architecture for implementing DDS communication based on AUTOSAR, communi2025
Device and method for preparing sulfite2025
Pregnancy test2024
Pregnancy test2024
Pregnancy test2024
Integrated video and data system2023
System and method for resource recycling of sulfur dioxide2023
Unpowered wearable walking assistance knee equipment with gait self-adaptivity2023
Resilient storage circuits2023
Wide-field-of-view anti-shake high-dynamic bionic eye2023
Digital radio-frequency transmitter2023
Resilient storage circuits2022