Home› Semiconductor memory device having memory strings including drain-side and source-side memory cells connected to pipe transistor and peripheral circuit suitable for applying pipe gate voltage to pipe transistor during read operation
Semiconductor memory device having memory strings including drain-side and source-side memory cells connected to pipe transistor and peripheral circuit suitable for applying pipe gate voltage to pipe transistor during read operation