Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Configurable logic constructs in a loop buffer

Configurable logic constructs in a loop buffer

US Patent 9557997 · Granted Jan 31, 2017

Estimated economic value: $45,350,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for implementing an intelligence processing computing archit2025
On-chip atomic transaction engine2025
Systems and methods for implementing an intelligence processing computing archit2024
On-chip atomic transaction engine2024
Systems and methods for implementing an intelligence processing computing archit2022
On-chip atomic transaction engine2022
Processor load using a bit vector to calculate effective address2020
High-performance data repartitioning for cloud-scale clusters2020
Distributed shared memory using interconnected atomic transaction engines at res2020
Bit vector gather row count calculation and handling in direct memory access eng2020
Processor core to coprocessor interface with FIFO semantics2020
Systems and methods for implementing an intelligence processing computing archit2020