Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dynamically configuring regions of a main memory in a write-back mode or a write-through mode

Dynamically configuring regions of a main memory in a write-back mode or a write-through mode

US Patent 9552294 · Granted Jan 24, 2017

Estimated economic value: $6,909,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Super-temporal cache replacement policy2025
Lookup table (LUT) vector instruction2025
Systems and methods for branch misprediction aware cache prefetcher training2025
Systems, methods, and devices for advanced memory technology2025
Region pattern-matching hardware prefetcher2025
Locality-based data processing2025
Backside interface for chiplet architecture mixing2025
Register based SIMD lookup table operations2025
Flexible, scalable graph-processing accelerator2025
Systems and methods for programmed branch predictors2025
3D semiconductor package with die-mounted voltage regulator2024
Apparatus, system, and method for throttling prefetchers to prevent training on 2024