Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Matrix of on-chip routers interconnecting a plurality of processing engines and a method of routing using thereof

Matrix of on-chip routers interconnecting a plurality of processing engines and a method of routing using thereof

US Patent 9548945 · Granted Jan 17, 2017

Estimated economic value: $19,740,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Monitoring system and method of identification of anomalies in a 3D printing pro2025
Method of using bit vectors to allow expansion and collapse of header layers wit2025
Method of using bit vectors to allow expansion and collapse of header layers wit2025
Method and system for reconfigurable parallel lookups using multiple shared memo2025
Method and system for reconfigurable parallel lookups using multiple shared memo2025
Method and system for reconfigurable parallel lookups using multiple shared memo2025
Packet processing system, method and device utilizing a port client chain2025
Protocol independent programmable switch (PIPS) for software defined data center2025
Protocol independent programmable switch (PIPS) for software defined data center2025
System and method for generating multiple platform-dependent instruction sets fr2025
Hierarchical statisically multiplexed counters and a method thereof2025
Method and apparatus for flexible and efficient analytics in a network switch2025