Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Constraint memory node identification in sequential logic

Constraint memory node identification in sequential logic

US Patent 9542514 · Granted Jan 10, 2017

Estimated economic value: $6,944,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Outdoor foldable furniture with a lamplight decoration structure2025
Tire release bar2025
Signal light socket2025
Door seal2025
Antenna calibration in an EM logging tool2025
Battery pack2025
Volumetric capture and mesh-tracking based machine learning 4D face/body deforma2024
Kitchen and bathroom storage set2024
Detection-guided tracking of human dynamics2024
Multiview neural human prediction using implicit differentiable renderer for fac2024
Led bulb for vehicle2024
Refrigerator drawer organize2023