Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Address re-ordering mechanism for efficient pre-fetch training in an out-of-order processor

Address re-ordering mechanism for efficient pre-fetch training in an out-of-order processor

US Patent 9542323 · Granted Jan 10, 2017

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods and systems for internet speed testing2024
Replacement control for candidate producer-consumer relationships trained for pr2024
Healthcare coverage matching and verification2024
Systems, methods, and devices for discarding inactive intermediate render target2024
Faulting address prediction for prefetch target address2023
Producer prefetch filter2023
Methods and systems for internet speed testing2023
Systems and methods for disparate data source aggregation, self-adjusting data m2023
Methods and apparatus for implementing cache policies in a graphics processing u2023
Data processing apparatus and method for generating prefetches2022
Systems and methods for disparate data source aggregation, self-adjusting data m2022
High-frequency and low-power L1 cache and associated access technique2021