Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › IOMMU using two-level address translation for I/O and computation offload devices on a peripheral interconnect

IOMMU using two-level address translation for I/O and computation offload devices on a peripheral interconnect

US Patent 9535849 · Granted Jan 3, 2017

Estimated economic value: $6,197,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Enhanced page information co-processor2025
Self-synchronizing remote memory operations in a multiprocessor system2025
Systems, methods, and apparatuses for making writes to persistent memory2025
Memory pools in a memory model for a unified computing system2025
Crossbar multipathing for multicast performance in tiled switches2025
Efficient multi-device synchronization barriers using multicasting2025
Multicast and reflective memory behavior for memory model consistency2025
Setting durations for which data is stored in a non-volatile memory based on dat2024
Self-synchronizing remote memory operations in a multiprocessor system2024
Method and apparatus for efficient programmable instructions in computer systems2024
Multicast-reduction assisted by network devices2024
Enhanced method for a useful blockchain consensus2024