Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and apparatuses to enhance timing delay fault coverage with test logic that includes partitions and scan flip-flops

Methods and apparatuses to enhance timing delay fault coverage with test logic that includes partitions and scan flip-flops

US Patent 9535121 · Granted Jan 3, 2017

Estimated economic value: $8,174,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Scale selective machine learning system and method2025
Scale selective machine learning system and method2025
Method and apparatus for efficient non-integer scaling in neural network acceler2025
Method and apparatus for efficient non-integer scaling in neural network acceler2025
Dimensionally aware machine learning system and method2025
Dimensionally aware machine learning system and method2025
System and method for composite training in machine learning architectures2024
System and method for composite training in machine learning architectures2024
Apparatus and method for generating training data for a machine learning system2023
Apparatus and method for generating training data for a machine learning system2023
Circuitry and method for critical path timing speculation to enable process vari2017
Circuitry and method for critical path timing speculation to enable process vari2017