Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit with low phase noise clock distribution network

Integrated circuit with low phase noise clock distribution network

US Patent 9531356 · Granted Dec 27, 2016

Estimated economic value: $45,696,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Programmable harmonic rejection mixer (HRM)/subharmonic mixer (SHM) topology2023
Electrostatic discharge and overdrive protection circuitry2023
Programmable digital loopback for RF applications2021
Distributed ADC for enhanced bandwidth and dynamic range2021
Track and hold circuits for high speed and interleaved ADCs2020
Capacitor compensated dual of polyphase filter2020
Method for reducing direct digital synthesizer (DDS) and mixer spurious2020
Phase or delay control in multi-channel RF applications2020
Clock generator2019
Method and system for reducing direct digital synthesizer (DDS) and mixer spurio2018
Latch circuit with isolated input and/or output2018
Reconfigurable wideband sub-ranging analog-to-digital converter2017