Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods for fabricating integrated circuits using multi-patterning processes

Methods for fabricating integrated circuits using multi-patterning processes

US Patent 9530689 · Granted Dec 27, 2016

Estimated economic value: $8,113,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Stitching to enable dense interconnect arrangements2025
Power rail between fins of a transistor structure2025
Systems and methods of making polymeric optical layers for optical layering2025
Gate-all-around integrated circuit structures having germanium-diffused nanoribb2025
Inhibitors of the Wnt/beta-catenin pathway2025
Source/drain regions in integrated circuit structures2025
Gate spacing in integrated circuit structures2025
Self-aligned lateral contacts2025
Transistor arrangements with stacked trench contacts and gate straps2025
Directed self-assembly2025
Stacked vias with bottom portions formed using selective growth2025
Device contact sizing in integrated circuit structures2025