Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit system with non-volatile memory stress suppression and method of manufacture thereof

Integrated circuit system with non-volatile memory stress suppression and method of manufacture thereof

US Patent 9530469 · Granted Dec 27, 2016

Estimated economic value: $465,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Mitigating disturbance of digit lines at plate edges2025
Method of manufacturing display device2025
Memory cell sensing using two step word line enabling2024
Memory programming methods and memory systems2024
Power gating in a memory device2023
Memory systems and memory programming methods2023
Off-state word line voltage control for fixed plate voltage operation2023
Sense timing coordination for memory2023
Power gating in a memory device2022
Memory devices and memory operational methods2022
Memory devices and memory operational methods2022
Memory devices and memory operational methods2022