Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Delay structure for a memory interface

Delay structure for a memory interface

US Patent 9520864 · Granted Dec 13, 2016

Estimated economic value: $9,326,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Programmable delay circuit for low power applications2016
Programmable power for a memory interface2016
Programmable power for a memory interface2016
Delay circuit2016
Delay circuit2016
Clock and data recovery with high jitter tolerance and fast phase locking2016
Single-ended high voltage input-capable comparator circuit2015
Measure-based delay circuit2015
Constant impedance line driver with digitally controlled edge rate2013
I/O buffer with wide range voltage translator2006
Voltage controlled oscillator1998
Digital-to-analog converter1995