{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Trap rich layer formation techniques for semiconductor devices", "item": "https://www.patentleaderboard.com/patent/9515139"}]}

Home › Trap rich layer formation techniques for semiconductor devices

Trap rich layer formation techniques for semiconductor devices

US Patent 9515139 · Granted Dec 6, 2016

Estimated economic value: $11,421,000 ⓘ

Assignee

Qualcomm

Inventors

Anton Arriagada (11 patents)
Michael A. Stuber (87 patents)
Stuart B. Molin (86 patents)

View full patent text on Google Patents →