Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System on chip I/O connectivity verification in presence of low power design considerations

System on chip I/O connectivity verification in presence of low power design considerations

US Patent 9514267 · Granted Dec 6, 2016

Estimated economic value: $9,015,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cyber twin of NGFW for security posture management2025
Combined machine learning and formal techniques for network traffic analysis2025
Combustion liner guide stop and method for assembling a combustor2016
Ranking verification results for root cause analysis2015
Abstraction-based livelock/deadlock checking for hardware verification2012
Method and system to detect and quantify blockiness in video files2012
Method and Apparatus for Solving Sequential Constraints2008
Facilitating structural coverage of a design during design verification2008
Using patterns for high-level modeling and specification of properties for hardw2008
Simulation-based functional verification of microcircuit designs2006
Method and apparatus for solving sequential constraints2006
Adaptive cell separation and circuit changes driven by maximum capacitance rules2002