Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method and processor for reducing code and latency of TLB maintenance operations in a configurable processor

US Patent 9507729 · Granted Nov 29, 2016

Estimated economic value: $6,893,000

Assignee

Inventors

View full patent text on Google Patents →