Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Testing I/O timing defects for high pin count, non-contact interfaces

Testing I/O timing defects for high pin count, non-contact interfaces

US Patent 9501376 · Granted Nov 22, 2016

Estimated economic value: $9,157,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Alternating current coupled electronic component test system and method2017
Current tests for I/O interface connectors2017
Duty cycle based timing margining for I/O AC timing2017
Duty cycle based timing margining for I/O AC timing2017
Alternating current coupled electronic component test system and method2016
Pulse width modulator for high speed digitally controlled voltage regulator2016
Golf club renovating device1992