{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Techniques for providing data redundancy after reducing memory writes", "item": "https://www.patentleaderboard.com/patent/9501357"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Techniques for providing data redundancy after reducing memory writes

Techniques for providing data redundancy after reducing memory writes

US Patent 9501357 · Granted Nov 22, 2016

Estimated economic value: $10,637,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Layout for dual in-line memory to support 128-byte cache line processor2025
Arithmetic logic unit layout for a processor2023
System and method of populating an instruction word2023
Address translation for storage device2023
System and method for populating multiple instruction words2022
Arithmetic logic unit layout for a processor2022
System and method of populating an instruction word2021
Address translation for storage device2021
Apparatus and method for using fields in N-space translation of storage requests2021
System and method for creating and executing an instruction word for simultaneou2021
Techniques for reducing memory write operations using coalescing memory buffers 2020
Reconfigurable interconnected programmable processors2020