Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for selectively coupled parasitic compensation for input referred voltage offset in electronic circuit

System and method for selectively coupled parasitic compensation for input referred voltage offset in electronic circuit

US Patent 9490795 · Granted Nov 8, 2016

Estimated economic value: $26,960,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Data communication link with capacitor-based pumped output2025
Measurement and control of clock signal phases2024
Circuit for a voltage comparator2024
Encoding and striping technique for DC balancing in single-ended signaling2021
Multiple injection lock ring-based phase interpolator2019
Dual path phase-locked loop circuit2019
Fast settling bias circuit2019
Low-frequency periodic signal detector2019
Methods and devices for a memory interface receiver2019
Frequency to current circuit2018
Methods and devices for a DDR memory driver using a voltage translation capacito2017
Differential signal detector and full wave rectifier circuit thereof with common2016