Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Neutralization of parasitic capacitance using MOS device

Neutralization of parasitic capacitance using MOS device

US Patent 9490759 · Granted Nov 8, 2016

Estimated economic value: $52,283,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hybrid power amplifier having electrical and thermal conduction path2017
Power amplifier having an integrated microcontroller2016
Hybrid power amplifier comprising heterojunction bipolar transistors (HBTs) and 2016
Compensating for non-linear capacitance effects in a power amplifier2015
Non-linear capacitance compensation2014
Non-linear capacitance compensation2014
Compensating for non-linear capacitance effects in a power amplifier2014
Non-linear capacitance compensation2013
Non-linear capacitance compensation2013
Narrow-band tunable radio frequency (RF) power amplifiers and related methods2012
Generating a process and temperature tracking bias voltage2012
Generating a process and temperature tracking bias voltage2012