Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Power LDMOS semiconductor device with reduced on-resistance and manufacturing method thereof

US Patent 9484436 · Granted Nov 1, 2016

Estimated economic value: $8,395,000

Assignee

Inventors

View full patent text on Google Patents →