Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › On-the-fly test and debug logic for ATPG failures of designs using on-chip clocking

On-the-fly test and debug logic for ATPG failures of designs using on-chip clocking

US Patent 9482719 · Granted Nov 1, 2016

Estimated economic value: $8,395,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Communication logic to enhance area effectiveness for memory repair mechanism2025
On-the-fly test and debug logic for ATPG failures of designs using on-chip clock2018
Self test structure for interconnect and logic element testing in programmable d2010
Efficient content addressable memory array for classless inter-domain routing2007
Systems for built-in-self-test for content addressable memories and methods of o2006