Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for forming a germanium channel layer for an NMOS transistor device, NMOS transistor device and CMOS device

Method for forming a germanium channel layer for an NMOS transistor device, NMOS transistor device and CMOS device

US Patent 9478544 · Granted Oct 25, 2016

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Tensile strained semiconductor monocrystalline nanostructure2025
Integration of a III-V construction on a group IV substrate2023
Method for co-integration of III-V devices with group IV devices2023
Semiconductor fin structure and method of fabricating the same2022
Low parasitic Ccb heterojunction bipolar transistor2022
Integration of a III-V device on a Si substrate2021
Method of forming a semiconductor device comprising at least one germanium nanow2020
Internal spacers for nanowire semiconductor devices2019
Methods and mask structures for substantially defect-free epitaxial growth2019
Internal spacer formation for nanowire semiconductor devices2019
Method for forming a field effect transistor device having an electrical contact2018
Gate-all-around nanowire device and method for manufacturing such a device2018