Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Single spacer process for multiplying pitch by a factor greater than two and related intermediate IC structures

Single spacer process for multiplying pitch by a factor greater than two and related intermediate IC structures

US Patent 9478497 · Granted Oct 25, 2016

Estimated economic value: $12,958,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated assemblies and methods of forming integrated assemblies2025
Pitch reduction technology using alternating spacer depositions during the forma2025
Method and apparatus providing multi-planed array memory device2025
Sparse piers for three-dimensional memory arrays2025
Dense piers for three-dimensional memory arrays2025
Microelectronic devices including staircase structures, and related memory devic2025
Memory device including different dielectric structures between blocks2024
Integrated circuitry, memory circuitry comprising strings of memory cells, and m2024
Pitch reduction technology using alternating spacer depositions during the forma2024
Methods of cooling semiconductor devices2024
Memory device including different dielectric structures between blocks2023
Integrated assemblies and methods of forming integrated assemblies2023