Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Fast settling phase locked loop (PLL) with optimum spur reduction

Fast settling phase locked loop (PLL) with optimum spur reduction

US Patent 9473156 · Granted Oct 18, 2016

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Divider circuit2021
True random number generation in systems on chip2017
DC blocker for a high gain complex circuit2015
Display device including a correction circuit, and correction circuit for use in1995