{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Resistive memory architectures with multiple memory cells per access device", "item": "https://www.patentleaderboard.com/patent/9472755"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Resistive memory architectures with multiple memory cells per access device

Resistive memory architectures with multiple memory cells per access device

US Patent 9472755 · Granted Oct 18, 2016

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for positioning suspected article2025
Bonded semiconductor devices having processor and dynamic random-access memory a2025
Capacitor structures2025
Bonded semiconductor devices having processor and static random-access memory an2025
Phone stand2025
Memory device and operating method thereof2025
Memory device including circuitry under bond pads2025
Transistors with raised extension regions and semiconductor fins2025
Combined mobile phone stand with speaker2025
Methods for forming semiconductor devices bonded by interposer structure2024
Magnetic phone holder2024
Method for tilting characterization by microscopy2024